Block Diagram; Schéma De Principe; Blockschaltbild; Diagramma A Blocchi - Pioneer DJM-800 Manual De Instrucciones

Ocultar thumbs Ver también para DJM-800:
Tabla de contenido
Idiomas disponibles
  • ES

Idiomas disponibles

BLOCK DIAGRAM / SCHÉMA DE PRINCIPE /
BLOCKSCHALTBILD / DIAGRAMMA A BLOCCHI /
BLOKSCHEMA / DIAGRAMA EN BLOQUES
MIC
MIC AMP
MIC 1
MIC AMP
MIC 2
CH 1
BUFFER
LINE
BUFFER
CD
DIGITAL
DIR
CD/DIGITAL
LINE
LINE SW.
CD/DIGITAL
LINE
CD
CD
CD
LINE
CD
DIGITAL
DIGITAL
LINE
DIGITAL
CH 2
PHONO AMP.
PHONO
BUFFER
CD
DIGITAL
DIR
CD/DIGITAL
PHONO
PHONO SW.
CD/DIGITAL
PHONO
CD
CD
CD
PHONO
CD
DIGITAL
DIGITAL
PHONO
DIGITAL
CH 3
PHONO AMP.
PHONO
BUFFER
LINE
DIGITAL
DIR
LINE/DIGITAL
PHONO
PHONO SW.
LINE/CD
LINE/DIGITAL
PHONO
LINE
LINE
PHONO
ANALOG
DIGITAL
DIGITAL
PHONO
DIGITAL
CH 4
DSP
Digital Trim
CHn in
BPM
3-Band
COLOR
Digital in
detect
CHn
EFFECTS
CHx
EQ
[ch1–4]
Analog in
CH1–CH4 COMMON
MIC SW
OFF
BPM
2-Band
MIC 1,2
MIC 1, 2 in
detect
ON
MIC EQ
MIX
[MIC]
Talk Over
(3-posi.)
MIC
Low-cut
Filter
• Mode
• Volume data
CPU
FPGA
• Switch data
I/F
[Dual Port RAM]
• CH Fader position
Bus
Logic
• CF Fader position
• Control Command
EFFECT CH SELECT
Send Out
CH 1–4
BEAT
CF_A/B
EFFECTS
[SND/RTN]
Return In
MIC
Master
PIONEER CORPORATION
PIONEER EUROPE NV MULTIMEDIA DIVISION
PIONEER ELECTRONICS AUSTRALIA PTY. LTD.
PIONEER ELECTRONICS ASIACENTRE PTE. LTD.
PIONEER ELECTRONICS DE MEXICO S.A. DE C.V.
<05L00000>
MIC 1 LEVEL
A/D
MIC 2 LEVEL
TRIM
BUFFER
A/D
SRC
-COM
VR AD
PHONO/LINE SW.
DIGITAL SEL.
DIGITAL
/ANALOG SW.
TRIM
BUFFER
A/D
SRC
-COM
VR AD
PHONO/LINE SW.
DIGITAL SEL.
DIGITAL
/ANALOG SW.
TRIM
BUFFER
A/D
SRC
-COM
VR AD
PHONO/LINE SW.
DIGITAL SEL.
DIGITAL
/ANALOG SW.
same as CH 3
CHn Fader
CF assign
THRU
CUE
BEAT
BEAT
CHx
Monitor
EFFECTS
EFFECTS
CF_A
[CHx]
[CHx(pre)]
[CHx(post)]
CF_B
(3-posi.)
Send
Return
CH
[CHx]
Fader
Curve
CHx Level Meter
(3-posi.)
CHx
Master
Balance
BEAT
MIC Data
EFFECTS
[MIC]
Send
Return
[MIC]
Talk Over On/Off
BEAT EFFECT (SND/RTN)
EFFECT CH SELECT
CH 1–4
CF_A/B
Send Out
MIC
Cable Check
Return Level No Cable
Master
Effect SW.
Effect Out
Return In
Cable Exit
EFFECT CUE
BEAT EFFECT (Others)
EFFECT CH SELECT
CH 1–4
Effect SW.
CF_A/B
Effect Processor
MIX Ratio
Effect Out
MIC
EFFECT CUE
Master
4-1, Meguro 1-Chome, Meguro-ku, Tokyo 153-8654, Japan
Pioneer House Hollybush Hill, Stoke Poges, Slough SL2 4QP U.K. TEL: +44-1-753-789-789
178-184 Boundary Road, Braeside, Victoria 3195, Australia TEL: +61-3-9586-6300
253 Alexandra Road, #04-01, Singapore 159936 TEL: +65-6472-1111
Blvd.Manuel Avila Camacho 138 10 piso Col.Lomas de Chapultepec, Mexico, D.F. C.P. 11000 TEL: 52-55-9178-4270
MIC 1
PHONES
D/A
MIC 2
D/A
MASTER
CH 1
SRC
BOOTH
D/A
REC
D/A
DSP
CH 2
SEND
D/A
RETURN
A/D
CH 3
SDRAM
CH 4
BPM
BEAT
detect
EFFECTS
BPM
BEAT
BEAT
[Master]
[Master]
detect
EFFECTS
EFFECTS
Send
[CF_A]
[CF_A(pre)]
CROSS
[CF_A(post)]
Return
Fader
Send
[Master]
Return
[CF_A]
BEAT
BPM
BEAT
EFFECTS
detect
EFFECTS
[CF_B(post)]
[CF_B]
[CF_B(pre)]
CROSS
Send
Fader
EFFECT CH SELECT
Return
Curve
CH 1–4
[CF_B]
(3-posi.)
CF_A/B
BPM Counter
MIC
Master
CUE Balance
H. P. Level
L
CHx CUE
Mono Split
R
Stereo
EFFECT CUE
Master Balance
H. P. Level
Mono Split
Stereo
Master CUE
L
R
H. P. MONO SPLIT/STEREO SW.
COLOR EFFECT (HARMONIC)
CH 1– 4 In
Freqency Counter
Send to CPU
Effect Processor
CH 1– 4 Out
Effect Control (from CPU)
Printed in
MUTE
MASTER ATT.
MUTE
MUTE
DIT
BUFFER
AMP.
MUTE
BUFFER
AMP.
MUTE
AMP.
MUTE
BUFFER
FLASH
ROM
FPGA
-COM
Master
MIC Data
Balance Talk Over
Master
Mono
Stereo
Master Level
Talk Over On/Off
Master Level Meter
Master CUE
H. P.
CHx CUE
BPM DET.
MIX
Effect CUE
Booth Level
Send to CPU
CHx MIX Data
MIC Data
H. P. MIX
• DSP Status
H. P. Out Lch
CPU
• BPM Detect data
• Harmonic Detect data
I/F
• CH Level Meter
Logic
• Master Level Meter
H. P. Out Rch
EFFECT Processor
COLOR EFFECT (Others)
CH 1– 4 In
Effect Processor
CH 1– 4 Out
Effect Control (from CPU)
Published by Pioneer Corporation.
Copyright © 2005 Pioneer Corporation.
All rights reserved.
/ Imprimé au
PHONES
MASTER 1
MASTER 2
DIGITAL OUT
BOOTH
REC
SEND
RETURN
Rec Out
Master Out 1
Master Out 2
Digital Out
H. P. Level
H. P. Out
Booth Out
FPGA
[Dual PortRAM]
SD-RAM
<DRB1392-A>
Tabla de contenido

Solución de problemas

loading

Tabla de contenido